

## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/688,573	10/20/2003	Robert M. Zeidman	ZEID-01 2483	
	7590 09/20/200 CHNOLOGIES, INC.		EXAMINER	
15565 SWISS (	CREEK LANE		WANG, BEN C	
CUPERTINO, CA 95014			ART UNIT	PAPER NUMBER
			2192	
			MAIL DATE	DELIVERY MODE
			09/20/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	(b)	
Г М.		
ress		
) DAYS,		
nmunication.		
nerits is		
R 1.121(d). D-152.		
tage		
	1	

	Application No.	Applicant(s)			
•	10/688,573	ZEIDMAN, ROBERT M.			
Office Action Summary	Examiner	Art Unit			
	Ben C. Wang	2192			
The MAILING DATE of this communication app		orrespondence address			
Period for Reply  A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA  - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period w  - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION  16(a). In no event, however, may a reply be tim  ill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).			
Status					
Responsive to communication(s) filed on <u>02 Ju</u> This action is <b>FINAL</b> . 2b) ☑ This     Since this application is in condition for allowant closed in accordance with the practice under E.	action is non-final. ace except for formal matters, pro				
Disposition of Claims					
<ul> <li>4)  Claim(s) 1-7 and 15-28 is/are pending in the ap 4a) Of the above claim(s) is/are withdraw</li> <li>5)  Claim(s) is/are allowed.</li> <li>6)  Claim(s) 1-7 and 15-28 is/are rejected.</li> <li>7)  Claim(s) is/are objected to.</li> <li>8)  Claim(s) are subject to restriction and/or</li> </ul>	vn from consideration.				
Application Papers					
9) The specification is objected to by the Examiner 10) The drawing(s) filed on is/are: a) access applicant may not request that any objection to the of Replacement drawing sheet(s) including the correction of the oath or declaration is objected to by the Examiner	epted or b) objected to by the Edrawing(s) be held in abeyance. See on is required if the drawing(s) is obj	e 37 CFR 1.85(a). ected to. See 37 CFR 1.121(d).			
Priority under 35 U.S.C. § 119		•			
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No.</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>					
Attachment(s)  1) Notice of References Cited (PTO-892)  2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  3) Information Disclosure Statement(s) (PTO/SB/08)  Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:	ate			

Application/Control Number: 10/688,573 Page 2

Art Unit: 2192

## **DETAILED ACTION**

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on July 2, 2007 has been entered.

2. Applicant's amendment dated July 2, 2007, responding to the March 13, 2007 Office action provided in the rejection of claims 1-14, wherein claims 1-6 have been amended, claims 8-14 have been canceled, and new claims 15-28 have been added.

Claims 1-7, and 15-28 remain pending in the application and which have been fully considered by the examiner.

Applicant's arguments with respect to claims rejection have been fully considered but are most in view of the new grounds of rejection – see *Gauthier et al.*, art made of record, as applied hereto.

## Claim Rejections – 35 USC § 103(a)

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made

- 3. Claims 1-3, 5, 7, 15-17, 19, 21-24, 26, and 28 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lehman et al. (US Patent 4,796,179) (hereinafter 'Lehman') in view of Gauthier et al. 'Automatic Generation and Targeting of Application Specific Operating Systems and Embedded Systems Software', 2001, IEEE (hereinafter 'Gauthier' art made of record)
- 4. **As to claim 1** (Currently Amended), Lehman discloses a method for developing a real-time operating system (Fig. 1; Col. 1, lines 46-48; Col. 4, lines 63-68; Col. 5, lines 1-2), comprising: specifying a set of *n* tasks (Col. 1, lines 33-38), task(1) through task(n), to be scheduled for execution; (Abstract, lines 8-14; Col. 3, lines 1-8; Col. 5, lines 5-12; Col. 135, lines 17-24).

Lehman also discloses specifying a scheduling algorithm (Col.3, lines 36-39; Col. 9, lines 56-61; Col. 32, lines 44-47; Col. 20, line 63 through Col. 21, line 20; Col.7, lines 29-32; Col. 16, lines 21-23; Col. 2, lines 36-39; Col. 9, lines 62-68; Col. 10, lines 1-2; Col. 32, lines 5-54) for scheduling the execution of the set of *n* tasks.

Although Lehman discloses at least one of the task of the set of *n* tasks being selected as a preemptive or a non-preemptive task (Col. 9, lines 52-56; Col. 10, Lines 3-12; Col. 35, Lines 1-5; Col. 136, Lines 40-50); synthesizing source code to implement a task scheduler (Fig. 4, element 24; Fig. 24; Fig. 26; Col. 2, lines 36-39; Col. 3, lines 36-39; Col. 9, lines 56-61; Abstract, lines 20-25; Col. 10, lines 8-12) that uses the scheduling algorithm for controlling execution of said *n* tasks, Lehman does not

Page 4

Art Unit: 2192

explicitly disclose synthesizing source code from commands embedded in source code to implement a task scheduler that uses said scheduling algorithm for controlling execution of said set of n tasks, said synthesized source code being executable on a target system after compilation.

However, in an analogous art of 'Automatic Generation and Targeting of Application Specific Operating Systems and Embedded Systems Software', Gauthier discloses synthesizing source code (e.g., Sec. 4.2 – Synthesis of Application Specific OS and SW targeting) from commands embedded in source code (e.g., Fig. 6 – an example of macro code expansion; Sec. 3.5.3 – Code Expander, 1st Par. – Code Expander takes as input a list of macro code from Code Selector and parameters (processor and allocation information) from Architecture Analyzer; it generates the final OS code by expanding the macro codes of elements to source codes (in C or assembly); 2<sup>nd</sup> Par., Lines 19-22, Figure 6(b) shows an example of expanded code in C for this case; note that, in this case, another scheduler can be selected to schedule tasks that have different priority values) to implement a task scheduler that uses said scheduling algorithm for controlling execution of said set of n tasks (e.g., Fig. 1 – an example of OS-based SW implementation of multiple tasks – "scheduling"; Sec. 2 – Related Work, 2<sup>nd</sup> Par. – there are three approaches in SW implementation from multitask descriptions; the first two approaches user OS as a scheduler and an interface of multiple tasks to the target architecture; bullets 1 through 3), said synthesized source code being executable on a target system after compilation (e.g., Fig. 3 – a flow of automatic generation of application specific OS and automatic SW targeting, elements

of "Operating System Library", "Code Selector", "Code Expander", "Targeted Operating Systems Code"; Sec. 3.7 – Makefile Generator – Makefile Generator takes as input (1) processor type information form Architecture Analyzer, (2) a list of source codes of OS (in C and assembly) from elements of Code Selector and (3) a list of the application SW codes; it determines the right compiler and linker and generates a makefile (for each processor) that includes the two code lists of OS and application SW).

Therefore, it would have been obvious to one of ordinary skill in the art, at the time the invention was made to combine the teachings of Gauthier into the Lehman's system to further provide synthesizing source code from commands embedded in source code to implement a task scheduler that uses said scheduling algorithm for controlling execution of said set of n tasks, said synthesized source code being executable on a target system after compilation in Lehman system.

The motivation is that it would enhance the Lehman's system by taking, advancing and/or incorporating Gauthier's system which offers significant advantages for a method of automatic generation of application specific operating systems (OS's) and automatic targeting of application software as once suggested by Gauthier (e.g., Abstract, Lines 1-3).

5. **As to claim 2** (Currently Amended), Lehman discloses the method further including specifying *t init-tasks* that are executed only once upon initial execution of said task scheduler, *t* being less than or equal to *n* (Col. 3, lines 36-39; Col. 9, lines 56-61 – when the execution of each code segment is initialized; Col. 32, lines 44-47).

Application/Control Number: 10/688,573

Art Unit: 2192

lines 13-19).

6. **As to claim 3** (Currently Amended), Lehman discloses the method and the apparatus further including specifying f f-loop tasks, each having an associated integer value li for i ranging from 1 to f and f being less than or equal to n (Col. 20, line 63 through Col. 21, line 20 – for loops using an incrementing or decrementing counter, i.e. Loop for I = 1 to X (executing) block of statements), said task scheduler addresses the task scheduler executing the loops including a continuously executing loop such that each f-loop task executes exactly once every li times that the loop is executed (Col. 21,

Page 6

- 7. **As to claim 5** (Currently Amended), Lehman discloses the method and apparatus further including specifying *c call-tasks*, *c* being less than or equal to *n*, the task scheduler scheduling a *call-task* when another task requests that the *call-task* be executed (Col. 7, lines 29-32; Col. 16, lines 21-23).
- 8. **As to claim 7** (Previously Presented), Lehman discloses the method and the apparatus where tasks are given priority values such that whenever the task scheduler chooses between scheduling multiple tasks, all of which being ready to be executed, said task scheduler chooses from among those tasks that have the highest priority values (Col. 2, lines 36-39; Col. 9, lines 62-68; Col. 10, lines 1-2; Col. 32, lines 5-54).
- 9. **As to claim 15** (Currently Amended), Lehman discloses an apparatus for developing a real-time operating system comprising: a computer (Fig. 27 multi-

Application/Control Number: 10/688,573

Art Unit: 2192

process controller, Lines 30-32); a computer readable medium in data communication with the computer (Col. 135, Line 15 through Col. 137, Lines 64), the computer readable medium including a software synthesis program stored thereon (Col. 135, Line 15 through Col. 137, Lines 64), which when executed by the computer causes the computer

Although Lehman discloses to specify a set of *n* tasks (Col. 1, lines 33-38), task (1) through task (n), to be scheduled for execution; specify a scheduling algorithm (Col.3, lines 36-39; Col. 9, lines 56-61; Col. 32, lines 44-47; Col. 20, line 63 through Col. 21, line 20; Col.7, lines 29-32; Col. 16, lines 21-23; Col. 2, lines 36-39; Col. 9, lines 62-68; Col. 10, lines 1-2; Col. 32, lines 5-54) for scheduling the execution of the set of *n* tasks; and synthesize source code with to implement a task scheduler (Fig. 4, element 24; Fig. 24; Fig. 26; Col. 2, lines 36-39; Col. 3, lines 36-39; Col. 9, lines 56-61; Abstract, lines 20-25; Col. 10, lines 8-12) that uses the scheduling algorithm and for controlling execution of the set of *n* tasks; Lehman does not explicitly disclose synthesizing source code from commands embedded in source code to implement a task scheduler, and synthesized source code being executable on a target system after compilation.

However, in an analogous art of 'Automatic Generation and Targeting of Application Specific Operating Systems and Embedded Systems Software', Gauthier discloses synthesizing source code from commands embedded in source code to implement a task scheduler (e.g., Fig. 6 – an example of macro code expansion; Sec. 3.5.3 – Code Expander, 1<sup>st</sup> Par. – Code Expander takes as input a list of macro code from Code Selector and parameters (processor and allocation information) from

Architecture Analyzer; it generates the final OS code by expanding the macro codes of elements to source codes (in C or assembly); 2<sup>nd</sup> Par., Lines 19-22, Figure 6(b) shows an example of expanded code in C for this case; note that, in this case, another scheduler can be selected to schedule tasks that have different priority values), and synthesized source code being executable on a target system after compilation (e.g., Fig. 3 – a flow of automatic generation of application specific OS and automatic SW targeting, elements of "Operating System Library", "Code Selector", "Code Expander", "Targeted Operating Systems Code"; Sec. 3.7 – Makefile Generator – Makefile Generator takes as input (1) processor type information form Architecture Analyzer, (2) a list of source codes of OS (in C and assembly) from elements of Code Selector and (3) a list of the application SW codes; it determines the right compiler and linker and generates a makefile (for each processor) that includes the two code lists of OS and application SW).

Therefore, it would have been obvious to one of ordinary skill in the art, at the time the invention was made to combine the teachings of Gauthier into the Lehman's system to further provide synthesizing source code from commands embedded in source code to implement a task scheduler, and synthesized source code being executable on a target system after compilation in Lehman system.

The motivation is that it would enhance the Lehman's system by taking, advancing and/or incorporating Gauthier's system which offers significant advantages for a method of automatic generation of application specific operating systems (OS's)

Application/Control Number: 10/688,573 Page 9

Art Unit: 2192

and automatic targeting of application software as once suggested by Gauthier (e.g., Abstract, Lines 1-3).

- 10. **As to claim 16** (Currently Amended), Lehman discloses the apparatus being further configured to specify *t* init-tasks that are executed only once upon initial execution of said task scheduler, *t* being less than or equal to *n* (Col. 3, lines 36-39; Col. 9, lines 56-61 when the execution of each code segment is initialized; Col. 32, lines 44-47).
- 11. **As to claim 17** (Currently Amended), Lehman discloses the apparatus being further configured to specify f f-loop tasks, each having an associated integer value I(i) for i ranging from 1 to f and f being less than or equal to n (Col. 20, line 63 through Col. 21, line 20 f for loops using an incrementing or decrementing counter, i.e. Loop for I = 1 to X (executing) block of statements), the task scheduler including a continuously executing loop such that each f-loop task executes exactly once every I(i) times that the loop is executed (Col. 21, lines 13-19).
- 12. As to claim 19 (Currently Amended), please refer to above claim 5 accordingly.
- 13. **As to claim 21** (Previously Presented), please refer to above claim **7** accordingly.

14. **As to claim 22** (Currently Amended), Lehman discloses an apparatus for developing a real-time operating system (Fig. 1; Col. 1, lines 46-48; Col. 4, lines 63-68; Col. 5, lines 1-2) comprising: means for specifying a set of n tasks (Col. 1, lines 33-38), task (1) through task (n), to be scheduled for execution (Abstract, lines 8-14; Col. 3, lines 1-8; Col. 5, lines 5-12; Col. 135, lines 17-24); means for specifying a set of n tasks, means for specifying a scheduling algorithm for scheduling the execution of said the of *n* tasks (Col.3, lines 36-39; Col. 9, lines 56-61; Col. 32, lines 44-47; Col. 20, line 63 through Col. 21, line 20; Col.7, lines 29-32; Col. 16, lines 21-23; Col. 2, lines 36-39; Col. 9, lines 62-68; Col. 10, lines 1-2; Col. 32, lines 5-54).

Although Lehman discloses a) means for specifying a set of n tasks, task (1) through task (n), to be scheduled for execution, at least one of the tasks of the set of n tasks being a preemptive or a non-preemptive task; c) means for synthesizing source code with to implement a task scheduler that uses said scheduling algorithm and said for controlling execution of the set of *n* tasks; Lehman does not explicitly disclose means for synthesizing source code from commands embedded in source code to implement a task scheduler that uses said scheduling algorithm for controlling execution of said set of n tasks, said synthesized source code being executable on a target system after compilation.

However, in an analogous art of 'Automatic Generation and Targeting of Application Specific Operating Systems and Embedded Systems Software', Gauthier discloses means for synthesizing source code from commands embedded in source code to implement a task scheduler that uses said scheduling algorithm for controlling

execution of said set of n tasks (e.g., Fig. 6 – an example of macro code expansion; Sec. 3.5.3 - Code Expander, 1<sup>st</sup> Par. - Code Expander takes as input a list of macro code from Code Selector and parameters (processor and allocation information) from Architecture Analyzer; it generates the final OS code by expanding the macro codes of elements to source codes (in C or assembly); 2<sup>nd</sup> Par., Lines 19-22, Figure 6(b) shows an example of expanded code in C for this case; note that, in this case, another scheduler can be selected to schedule tasks that have different priority values; Fig. 1 – an example of OS-based SW implementation of multiple tasks - "scheduling"; Sec. 2 -Related Work, 2<sup>nd</sup> Par. - there are three approaches in SW implementation from multitask descriptions; the first two approaches user OS as a scheduler and an interface of multiple tasks to the target architecture; bullets 1 through 3), said synthesized source code being executable on a target system after compilation (e.g., Fig. 3 – a flow of automatic generation of application specific OS and automatic SW targeting, elements of "Operating System Library", "Code Selector", "Code Expander", "Targeted Operating Systems Code"; Sec. 3.7 – Makefile Generator – Makefile Generator takes as input (1) processor type information form Architecture Analyzer. (2) a list of source codes of OS (in C and assembly) from elements of Code Selector and (3) a list of the application SW codes; it determines the right compiler and linker and generates a makefile (for each processor) that includes the two code lists of OS and application SW).

Therefore, it would have been obvious to one of ordinary skill in the art, at the time the invention was made to combine the teachings of Gauthier into Lehman's system to further provide means for synthesizing source code from commands

embedded in source code to implement a task scheduler that uses said scheduling algorithm for controlling execution of said set of n tasks, said synthesized source code being executable on a target system after compilation in Lehman system.

The motivation is that it would enhance the Lehman's system by taking, advancing and/or incorporating Gauthier's system which offers significant advantages for a method of automatic generation of application specific operating systems (OS's) and automatic targeting of application software as once suggested by Gauthier (e.g., Abstract, Lines 1-3).

- 15. **As to claim 23** (Previously Presented), please refer to above claim **2** accordingly.
- 16. **As to claim 24** (Previously Presented), please refer to above claim **3** accordingly.
- 17. **As to claim 26** (Previously Presented), please refer to above claim **5** accordingly.
- 18. **As to claim 28** (Previously Presented), please refer to above claim 7 accordingly.
- 19. Claims 4, 18, and 25 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lehman, in view of Gauthier and in further view of Xu et al. *On Satisfying Timing Constraints in Hard-Real-Time Systems*', 1991, ACM' (hereinafter 'Xu')

20. **As to claim 4** (Currently Amended), Lehman discloses the method and apparatus including means for specifying "loops" mechanism (Col. 20, line 63 through Col. 21 line 20).

But, Lehman and Gauthier do not specifically disclose *p-loop* task. However, in an analogous art, Xu discloses means for specifying *p-loop* tasks, each having an associated integer value *ti* for *i* ranging from 1 to *p* and *p* being less than or equal to *n*, the number *ti* representing a number of regular time units (Sec. 2, 3rd paragraph, lines 1-4), said task scheduler including a timer that schedules each *p-loop* task i to be executed approximately once every *ti* time units (Sec. 2, 3rd paragraph, lines 1-4; Sec. 2, 7<sup>th</sup> paragraph, on page 133 – A periodic process *p* can be described by a quadruple(*rp*, *cp*, *dp*, *prdp*), where *prdp* is the period, *cp* is the worse case computation time required by process *p*, *dp* is the deadline, *rp* is the release time).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teachings of Lehman and Gauthier, and the teachings of Xu in order to provide a timing constraints mechanism in Lehman-Gauthier system.

The motivation is that (a) pre-run-time scheduling is essential if we want to guarantee that timing constraints will be satisfied in a complex hard-real-time system, (b) appropriate algorithms for solving mathematical scheduling problems that address those concerns can be used to automate pre-run-time scheduling, (c) if the task of computing schedules is completely automated, it would be very easy to modify the

system and re-compute new schedules in case changes are required by applications as once suggested by Xu (Abstract, Lines 1-3; Sec. 6, 3<sup>rd</sup> Para., 6<sup>th</sup> Para.).

- 21. As to claim 18 (Currently Amended), please refer to above claim 4 accordingly.
- 22. **As to claim 25** (Previously Presented), please refer to above claim 4 accordingly.
- 23. Claims 6, 20, and 27 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lehman, Gauthier in view of Xu and further in view of D. Lake (US 2004/0045003 A1) (hereinafter 'Lake'),
- 24. **As to claim 6** (Currently Amended), Lehman discloses the method and the apparatus including means for further specifying *r* preemptive- tasks (Col. 9, lines 52-56), *r* being less than or equal to *n*, said task scheduler including a timer mechanism that counts a specified period of time at which time if a preemptive-task is currently executing (Col. 35, lines 7-14) and continuing the execution of preemptive-task (Col. 9, line 64 through Col. 10, line 2).

But Lehman, Gauthier, and Xu do not specifically disclose the task's state is stored and execution is given to the task scheduler to schedule another task until a later time when the task scheduler restores the state of said preemptive-task. However, in an analogous art, Lake discloses the task's state is stored and execution is given to said

task scheduler to schedule another task until a later time when the task scheduler restores the state of said preemptive-task

However, in an analogous art, Lake discloses the task's state is stored and execution is given to the task scheduler to schedule another task until a later time when the task scheduler restores the state of said preemptive-task. However, in an analogous art, Lake discloses the task's state is stored and execution is given to said task scheduler to schedule another task until a later time when the task scheduler restores the state of said preemptive-task (Fig. 1; [0031]; [0026], lines 1-9; [0036], lines 1-6).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teachings of Lehman, Gauthier, and Xu with the teachings of Lake in order to save/restore task control data during a preemptive-task interruption and task resumed in Lehman-Gauthier-Xu system.

The motivation is to have its stack pointer set to a pre-calculated worst-case value guaranteed to leave sufficient space in the stack beneath the stack pointer for any preemptive tasks for task suspended/restored operations as once suggested by Lake (i.e., Abstract).

- 25. As to claim 20 (Currently Amended), please refer to above claim 6 accordingly.
- 26. **As to claim 27** (Previously Presented), please refer to above claim **6** accordingly.

Application/Control Number: 10/688,573 Page 16

Art Unit: 2192

## Conclusion

Any inquiry concerning this communication or earlier communications from the 27. examiner should be directed to Ben C. Wang whose telephone number is 571-270-1240. The examiner can normally be reached on Monday - Friday, 8:00 a.m. - 5:00 p.m., EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tuan Q. Dam can be reached on 571-272-3695. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

SUPERVISORY PATENT EXAMINER

September 6, 2007